收藏本站

ADV7195
HDTV MODE
MODE REGISTER 0
MR0 (MR07–MR00)
(Address (SR4–SR0) = 00H)
Figure 50 shows the various operations under the control of
Mode Register 0.
MR0 BIT DESCRIPTION
Output Standard Selection (MR00-MR01)
These bits are used to select the output levels from the ADV7195.
If EIA-770.3 (MR01–00 = “00”) is selected, the output levels will
be: 0 mV for blanking level, 700 mV for peak white (Y channel),
± 350 mV for Pr, Pb outputs and –300 mV for tri-level sync.
If Full Input Range (MR01–00 = “10”) is selected, the output
levels will be 700 mV for peak white for the Y channel, ± 350 mV
Figure 49 shows an example of how to program the ADV7195
to accept a different high definition standard but SMPTE293M,
SMPTE274M, SMPTE296M or ITU-R.BT1358 standard.
Reserved (MR04)
A “0” must be written to this bit.
Input Standard (MR05)
Select between 1080i or 720p input.
DV Polarity (MR06)
This control bit allows to select the polarity of the DV input
control signal to be either active high or active low.
Reserved (MR07)
A “0” must be written to this bit.
Table IX. Truth Table
for Pr, Pb outputs and –300 mV for Sync. This mode is used for
RS-170, RS-343A standard output compatibility.
SYNC
TSYNC
DV
Sync insertion on the Pr, Pb channels is optional. For output
levels, refer to the Appendix.
Input Control Signals (MR02–MR03)
These control bits are used to select whether data is input with
external horizontal, vertical and blanking sync signals or if the
data is input with embedded EAV/SAV codes. An Asynchro-
nous timing mode is also available using TSYNC, SYNC and
DV as input control signals. These timing control signals have
to be programmed by the user.
1 –> 0
0
0 –> 1
1
1
0
0 –> 1
0 or 1
0 or 1
0 or 1
0 or 1
0 or 1
0
0 –> 1
1 –> 0
50% Point of Falling Edge of
Tri-Level Horizontal Sync
Signal, A
25% Point of Rising Edge of
Tri-Level Horizontal Sync
Signal, B
50% Point of Falling Edge of
Tri-Level Horizontal Sync
Signal, C
50% Start of Active Video, D
50% End of Active Video, E
CLK
SYNC
PROGRAMMABLE
TSYNC
DV
SET MR06 = 1
HORIZONTAL SYNC
ACTIVE VIDEO
INPUT TIMING
ANALOG
OUTPUT
81
66
243
1920
A
66
B
C
D
E
Figure 48. Async Timing Mode—Programming Input Control Signals for SMPTE295M Compatibility
VIDEO
525
1
12
13
42
43
OUTPUT
HSYNC
VSYNC
DV
Figure 49. DV Input Control Signal in Relation to Video Output Signal
–26 –
REV. A
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*
相关PDF资料
EVAL-ADV7401EBZ BOARD EVALUATION FOR ADV7401
EVAL-ADV7403EBZ BOARD EVALUATION FOR ADV7403
EVAL-ADV7510P-ABZ BOARD EVAL FOR ADV7510
EVAL-ADV7800EB1Z BOARD EVAL EXTERNAL DDR SD MEM
EVAL-ADV7802EB1Z BOARD EVAL EXTERNAL DDR SD MEM
EVAL-ADV7840EB1Z BOARD EVAL FOR ADV7840
EVAL-AVB-LISTENER EVAL-AVB-LISTENER ADV7612
EVAL-CED1Z BOARD EVAL CONVERTER
相关代理商/技术参数
EVAL-ADV7197EB 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk
EVAL-ADV7280MEBZ 制造商:Analog Devices 功能描述:EVALUATION BOARD CSI MIPI OUTPUT
EVAL-ADV7281MAEBZ 制造商:Analog Devices 功能描述:EVALUATION BOARD CSI MIPI OUTPUT
EVAL-ADV7281MEBZ 制造商:AD 制造商全称:Analog Devices 功能描述:10-Bit, 4 Oversampled SDTV Video Decoder with Differential Inputs
EVAL-ADV7282MEBZ 制造商:AD 制造商全称:Analog Devices 功能描述:10-Bit, 4 Oversampled SDTV Video Decoder with Differential Inputs and Deinterlacer
EVAL-ADV7320EB 制造商:AD 制造商全称:Analog Devices 功能描述:Multiformat 216 MHz Video Encoder with Six NSV 12-Bit DACs
EVAL-ADV7321EB 制造商:AD 制造商全称:Analog Devices 功能描述:Multiformat 216 MHz Video Encoder with Six NSV 12-Bit DACs
EVAL-ADV7322EB 制造商:AD 制造商全称:Analog Devices 功能描述:Multiformat 11-Bit HDTV Video Encoder